

usn								12EC02	27
	l		ì	Į	1		1		

M.Tech. Degree Examination, June/July 2014 Design of VLSI Systems

Time: 3 hrs.

Max. Marks: 100

Note: Answer any FIVE full questions.

		Note: Answer any TVL jun questions.							
1	a.	. With examples clearly define different description domains and levels of design abstract (05 M							
	b. с.	Explain the operation of Actel I/O pad with a neat circuit diagram. Describe different synthesis options available in chip design methods.	(05 Marks) (10 Marks)						
2	a.	How is simulation performed at different levels of abstraction in CMOS VLSI des	(IU Wiarks)						
	b.	With flow chart, explain the sequence of steps to design a VLSI chip, with reframe and physical design.	e to logical (10 Marks)						
3	a. b.	Explain how multiplication is performed using radix-4 Booth encoding. Explain help of Booth encoder and selector diagram. Draw a carry chain adder circuit built from switch logic using propagate, general signals.	(10 Marks) ate and kill (05 Marks)						
	c.	Explain unsigned magnitude comparator operation with circuit diagram and impl table.	ementation (05 Marks)						
4	a. b. c.	With the help of 6 transistor RAM cell explain memory read and write operations relevant graphs for the same. Sketch the 4-bit LFSR for maximum sequence. Write the expression for critical path delay for carry skip and Sklarsky address.	Also give (10 Marks) (06 Marks) (04 Marks)						
5	a. b.	Explain content addressable memory. Explain the ideal properties of power distribution network. Also brief on it i) L di/dt noise.	(10 Marks)) 1R drop; (10 Marks)						
6	a. b. c.	How global clock is generated? Explain it with respect to PLL. What are the ideal properties of good input/output subsystem? Write a explanatory note on schedule of IC.	(10 Marks) (06 Marks) (04 Marks)						
7	a. b.	Explain in detail built-in soft-test technique of testing logic blocks. Explain the state diagram of test access port (TAP) controller.	(10 Marks) (10 Marks)						
8	a. b. c. d.		(20 Marks)						

* * * * *